I'd like to know what is the XPD_DCDC state while the ESP8285 is in deep sleep.
Is it at high logic level?
Or is it at high impedance?
In other words: Is it an open drain GPIO during deep sleep?
You can refer to the ESP8266 Pin List: http://www.espressif.com/en/support/download/documents.
It is at high logic level.
Thanks for your interest in ESP8266 !
Who is online
Users browsing this forum: No registered users and 1 guest
Newbies Start Here
Are you new to ESP8266?
Unsure what to do?
Dunno where to start?
Start right here!
We also have a RTOS version and a MESH version too!
Complete listing of the official ESP8266 related documentation release by ESPRESSIF!
Must read here!