High priority interrupts

[mculibrk]

I see mentions of ESP core supporting high priority interrupts (found in RTOS SDK .h files).

I would like to know how to configure them to be able to have a High prio interrupt for SPI (or other peripheral) to avoid the rather long interrupt latency (>1uS ) induced by the "shared ISR" of the level 1 interrupt handler where the ESP_ISR_ATTACH() functions links interrupts related to SPI, GPIO....

Here is the same topic posted in the HDK section: http://bbs.espressif.com/viewtopic.php?f=6&t=405

Any hints greatly appreciated.

regards,
MCulibrk