I would like to know how to configure them to be able to have a High prio interrupt for SPI (or other peripheral) to avoid the rather long interrupt latency (>1uS ) induced by the "shared ISR" of the level 1 interrupt handler where the ESP_ISR_ATTACH() functions links interrupts related to SPI, GPIO....
Here is the same topic posted in the HDK section: http://bbs.espressif.com/viewtopic.php?f=6&t=405
Any hints greatly appreciated.
Who is online
Users browsing this forum: No registered users and 11 guests
Newbies Start Here
Are you new to ESP8266?
Unsure what to do?
Dunno where to start?
Start right here!
We also have a RTOS version and a MESH version too!
Complete listing of the official ESP8266 related documentation release by ESPRESSIF!
Must read here!